Files
Ethernet-IP-Core/synthesis/synlog/top_fpga_mapper.srr.db