abhishek/Ethernet-IP-Core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
main
Ethernet-IP-Core/Design.md
abhishek 605b5da8ff Update Design.md
2026-04-13 05:15:43 +00:00

274 B
Raw Permalink Blame History

  • VSC8662 MAC interface dual port signals (Port 0 and Port1) RX/TX is connected on MSS SGMII Bank 5 (ref: user manual )
Reference in New Issue View Git Blame Copy Permalink