###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: E:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: SOFTWARE-PC

Implementation : synthesis
Synopsys VHDL Compiler, Version comp202309synp1, Build 540R, Built Apr 29 2025 09:15:16, @

@N|Running in 64-bit mode
@I:: "E:\AbhishekV\rising\ethernet_tpsram_test\synthesis\syntmp\genpkg2735a42304"
@I:: "syng0a42304"
@I:: "E:\AbhishekV\rising\ethernet_tpsram_test\synthesis\syntmp\gentmp2735a42304"
VHDL syntax check successful!