abhishek/Ethernet-IP-Core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

working FIFO and TPSRAM without packet flter

Browse Source
This commit is contained in:
abhishekpythons
2026-04-15 23:54:00 +05:30
parent 77c69687d9
commit e4b91625ea
579 changed files with 1295759 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
smartgen/COREFIFO_C0_work.ixf Normal file
View File

@@ -0,0 +1 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREFIFO_C0</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="COREFIFO_C0::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/COREFIFO_C0/COREFIFO_C0.cxf"/></vendorExtension><vendorExtension><dependentComponent/></vendorExtension><model><signals><signal><name>CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>WE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FULL</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>EMPTY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>

1
smartgen/COREJTAGDEBUG_C0_work.ixf Normal file
View File

@@ -0,0 +1 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREJTAGDEBUG_C0</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="COREJTAGDEBUG_C0::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/COREJTAGDEBUG_C0/COREJTAGDEBUG_C0.cxf"/></vendorExtension><vendorExtension><dependentComponent/></vendorExtension><busInterfaces><busInterface><name>JTAG_HEADER</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>TRSTB</componentSignalName><busSignalName>TRSTB</busSignalName></signal><signal><componentSignalName>TCK</componentSignalName><busSignalName>TCK</busSignalName></signal><signal><componentSignalName>TMS</componentSignalName><busSignalName>TMS</busSignalName></signal><signal><componentSignalName>TDI</componentSignalName><busSignalName>TDI</busSignalName></signal><signal><componentSignalName>TDO</componentSignalName><busSignalName>TDO</busSignalName></signal></signalMap></busInterface><busInterface><name>DEBUG_TARGET_0</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>TGT_TCK_0</componentSignalName><busSignalName>TGT_TCK_0</busSignalName></signal><signal><componentSignalName>TGT_TMS_0</componentSignalName><busSignalName>TGT_TMS_0</busSignalName></signal><signal><componentSignalName>TGT_TDI_0</componentSignalName><busSignalName>TGT_TDI_0</busSignalName></signal><signal><componentSignalName>TGT_TDO_0</componentSignalName><busSignalName>TGT_TDO_0</busSignalName></signal><signal><componentSignalName>TGT_TRSTN_0</componentSignalName><busSignalName>TGT_TRSTN_0</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>TRSTB</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TMS</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TDI</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TDO</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TGT_TCK_0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TGT_TMS_0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TGT_TDI_0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TGT_TDO_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TGT_TRSTN_0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>

1
smartgen/CORESPI_0_work.ixf Normal file
View File

@@ -0,0 +1 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORESPI_0</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="CORESPI_0::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/CORESPI_0/CORESPI_0.cxf"/></vendorExtension><vendorExtension><dependentComponent/></vendorExtension><busInterfaces><busInterface><name>APB_bif</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PADDR</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>PSEL</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>PENABLE</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>PWRITE</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>PRDATA</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>PWDATA</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>PREADY</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>PSLVERR</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>PCLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRESETN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPIINT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPIRXAVAIL</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPITXRFM</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPISSI</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPISDI</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPICLKI</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPISCLKO</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPIOEN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPISDO</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPIMODE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PENABLE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSLVERR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPISS</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PADDR</name><direction>in</direction><left>6</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>

1
smartgen/CORETSE_0_work.ixf Normal file
View File

File diff suppressed because one or more lines are too long

1
smartgen/CoreAPB3_0_work.ixf Normal file
View File

File diff suppressed because one or more lines are too long

1
smartgen/CoreUARTapb_0_work.ixf Normal file
View File

@@ -0,0 +1 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CoreUARTapb_0</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="CoreUARTapb_0::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/CoreUARTapb_0/CoreUARTapb_0.cxf"/></vendorExtension><vendorExtension><dependentComponent/></vendorExtension><busInterfaces><busInterface><name>APB_bif</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PADDR</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>PSEL</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>PENABLE</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>PWRITE</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>PRDATA</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>PWDATA</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>PREADY</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>PSLVERR</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>PCLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRESETN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TXRDY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RXRDY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PARITY_ERR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>OVERFLOW</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RX</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FRAMING_ERR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PENABLE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSLVERR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PADDR</name><direction>in</direction><left>4</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRDATA</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWDATA</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>

1
smartgen/Core_reset_pf_work.ixf Normal file
View File

@@ -0,0 +1 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>Core_reset_pf</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="Core_reset_pf::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/Core_reset_pf/Core_reset_pf.cxf"/></vendorExtension><vendorExtension><dependentComponent/></vendorExtension><model><signals><signal><name>CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>EXT_RST_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>BANK_x_VDDI_STATUS</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>BANK_y_VDDI_STATUS</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL_LOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SS_BUSY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>INIT_DONE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FF_US_RESTORE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FPGA_POR_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL_POWERDOWN_B</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FABRIC_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>

1
smartgen/MIV_RV32_C0_work.ixf Normal file
View File

File diff suppressed because one or more lines are too long

1
smartgen/PF_CCC_0_work.ixf Normal file
View File

@@ -0,0 +1 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>PF_CCC_0</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="PF_CCC_0::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/PF_CCC_0/PF_CCC_0.cxf"/></vendorExtension><vendorExtension><dependentComponent/></vendorExtension><model><signals><signal><name>REF_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>OUT0_FABCLK_0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL_LOCK_0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL_POWERDOWN_N_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>

1
smartgen/PF_IOD_CDR_C0_work.ixf Normal file
View File

File diff suppressed because one or more lines are too long

1
smartgen/PF_IOD_CDR_CCC_C0_work.ixf Normal file
View File

@@ -0,0 +1 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>PF_IOD_CDR_CCC_C0</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="PF_IOD_CDR_CCC_C0::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/PF_IOD_CDR_CCC_C0/PF_IOD_CDR_CCC_C0.cxf"/></vendorExtension><vendorExtension><dependentComponent/></vendorExtension><busInterfaces><busInterface><name>CDR_CLOCKS</name><busType library="busdef.clock" name="PF_CDR_CLK" vendor="Actel" version="1.0"/><master/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>HS_IO_CLK_0</componentSignalName><busSignalName>HS_IO_CLK_0</busSignalName></signal><signal><componentSignalName>HS_IO_CLK_90</componentSignalName><busSignalName>HS_IO_CLK_90</busSignalName></signal><signal><componentSignalName>HS_IO_CLK_180</componentSignalName><busSignalName>HS_IO_CLK_180</busSignalName></signal><signal><componentSignalName>HS_IO_CLK_270</componentSignalName><busSignalName>HS_IO_CLK_270</busSignalName></signal><signal><componentSignalName>HS_IO_CLK_PAUSE</componentSignalName><busSignalName>HS_IO_CLK_PAUSE</busSignalName></signal><signal><componentSignalName>DLL_LOCK</componentSignalName><busSignalName>DLL_LOCK</busSignalName></signal><signal><componentSignalName>PLL_LOCK</componentSignalName><busSignalName>PLL_LOCK</busSignalName></signal><signal><componentSignalName>TX_CLK_G_TO_CDR</componentSignalName><busSignalName>TX_CLK_G</busSignalName></signal><signal><componentSignalName>CDR_START</componentSignalName><busSignalName>CDR_START</busSignalName></signal><signal><componentSignalName>DLL_DELAY_CODE</componentSignalName><busSignalName>DLL_DELAY_CODE</busSignalName></signal><signal><componentSignalName>DLL_VALID_CODE</componentSignalName><busSignalName>DLL_VALID_CODE</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>REF_CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ARST_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_CLK_G_TO_CDR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HS_IO_CLK_270</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HS_IO_CLK_0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HS_IO_CLK_90</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HS_IO_CLK_180</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HS_IO_CLK_PAUSE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL_LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DLL_LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DLL_VALID_CODE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CDR_START</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_CLK_G</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DLL_DELAY_CODE</name><direction>out</direction><left>6</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>

1
smartgen/PF_TPSRAM_C0_work.ixf Normal file
View File

@@ -0,0 +1 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>PF_TPSRAM_C0</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="PF_TPSRAM_C0::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/PF_TPSRAM_C0/PF_TPSRAM_C0.cxf"/></vendorExtension><vendorExtension><dependentComponent/></vendorExtension><model><signals><signal><name>W_EN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>W_DATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>W_ADDR</name><direction>in</direction><left>9</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>R_ADDR</name><direction>in</direction><left>9</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>R_DATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>

1
smartgen/pf_init_monitor_0_work.ixf Normal file
View File

@@ -0,0 +1 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>pf_init_monitor_0</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="pf_init_monitor_0::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/pf_init_monitor_0/pf_init_monitor_0.cxf"/></vendorExtension><vendorExtension><dependentComponent/></vendorExtension><model><signals><signal><name>FABRIC_POR_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_INIT_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>USRAM_INIT_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SRAM_INIT_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DEVICE_INIT_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>BANK_6_VDDI_STATUS</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>XCVR_INIT_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>USRAM_INIT_FROM_SNVM_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>USRAM_INIT_FROM_UPROM_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>USRAM_INIT_FROM_SPI_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SRAM_INIT_FROM_SNVM_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SRAM_INIT_FROM_UPROM_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SRAM_INIT_FROM_SPI_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AUTOCALIB_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>

1
smartgen/smartgen.aws Normal file
View File

@@ -0,0 +1 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="COREJTAGDEBUG_C0::work"/><component name="Core_reset_pf::work"/><component name="CoreAPB3_0::work"/><component name="CORESPI_0::work"/><component name="CORETSE_0::work"/><component name="CoreUARTapb_0::work"/><component name="MIV_RV32_C0::work"/><component name="PF_CCC_0::work"/><component name="pf_init_monitor_0::work"/><component name="PF_IOD_CDR_C0::work"/><component name="PF_IOD_CDR_CCC_C0::work"/><component name="top::work"/><device die="PA5M300TS" family="PolarFire" package="fcg1152"/><component name="COREFIFO_C0::work"/><component name="PF_TPSRAM_C0::work"/><SmartGen version="8.0"/></workspace>

1
smartgen/top_work.ixf Normal file
View File

File diff suppressed because one or more lines are too long