working FIFO and TPSRAM without packet flter
This commit is contained in:
71
designer/top/top_bankrpt.rpt
Normal file
71
designer/top/top_bankrpt.rpt
Normal file
@@ -0,0 +1,71 @@
|
||||
********************************************************************
|
||||
I/O Bank Report - Date: Wed Apr 15 23:06:21 2026
|
||||
Product: Designer
|
||||
Release: 2025.1
|
||||
Version: 2025.1.0.14
|
||||
Design Name: top
|
||||
Family: PolarFire
|
||||
Die: MPF300TS
|
||||
Package: FCG1152
|
||||
********************************************************************
|
||||
|
||||
|
||||
I/O Function:
|
||||
|
||||
Type | w/o register | w/ register | w/ DDR register
|
||||
--------------------------------------|---------------|--------------|----------------
|
||||
Input I/O | 4 | 0 | 0
|
||||
Output I/O | 42 | 0 | 0
|
||||
Bidirectional I/O | 1 | 0 | 0
|
||||
Differential Input I/O Pairs | 2 | 0 | 0
|
||||
Differential Output I/O Pairs | 1 | 0 | 0
|
||||
|
||||
I/O Technology:
|
||||
|
||||
| Voltages | I/Os
|
||||
--------------------------------|-------|-------|-------|--------|--------------
|
||||
I/O Standard(s) | Vddi | Vref | Input | Output | Bidirectional
|
||||
--------------------------------|-------|-------|-------|--------|--------------
|
||||
LVCMOS18 | 1.80v | N/A | 4 | 38 | 0
|
||||
LVCMOS25 | 2.50v | N/A | 0 | 4 | 1
|
||||
LVDS25 | 2.50v | N/A | 4 | 2 | 0
|
||||
|
||||
I/O Bank Resource Usage:
|
||||
|
||||
| Voltages | Single I/Os | Diff I/O Pairs | Vref I/Os | Type
|
||||
|-------|-------|------|-------|-------|--------|------|-------|----------|---------
|
||||
| Vddi | Vref | Used | Total | Used | Total | Used | Total | Vref Pins|
|
||||
------|-------|-------|------|-------|-------|--------|------|-------|----------|---------
|
||||
Bank0 | 1.80v | N/A | 32 | 72 | 0 | 36 | N/A | N/A | N/A | HSIO
|
||||
Bank1 | N/A | N/A | 0 | 60 | 0 | 30 | N/A | N/A | N/A | HSIO
|
||||
Bank2 | N/A | N/A | 0 | 96 | 0 | 48 | N/A | N/A | N/A | GPIO
|
||||
Bank3 | 3.30v | N/A | 0 | 0 | 0 | 0 | N/A | N/A | N/A | JTAG
|
||||
Bank4 | 2.50v | N/A | 5 | 92 | 3 | 46 | N/A | N/A | N/A | GPIO
|
||||
Bank5 | N/A | N/A | 0 | 48 | 0 | 24 | N/A | N/A | N/A | GPIO
|
||||
Bank6 | 1.80v | N/A | 10 | 72 | 0 | 36 | N/A | N/A | N/A | HSIO
|
||||
Bank7 | N/A | N/A | 0 | 72 | 0 | 36 | N/A | N/A | N/A | HSIO
|
||||
|
||||
|
||||
I/O Voltage Usage:
|
||||
|
||||
Voltages | I/Os
|
||||
-------|-------|------|-------
|
||||
Vddi | Vref | Used | Total
|
||||
-------|-------|------|-------
|
||||
1.80v | N/A | 42 | 144
|
||||
2.50v | N/A | 11 | 92
|
||||
3.30v | N/A | 0 | 0
|
||||
|
||||
|
||||
I/O Bank Auto Calibration:
|
||||
|
||||
| Auto Calibration | Ramp Time (ms)
|
||||
------| ---------------- | --------------
|
||||
Bank0 | ON | 50
|
||||
Bank1 | N/A | N/A
|
||||
Bank2 | N/A | N/A
|
||||
Bank3 | N/A | N/A
|
||||
Bank4 | ON | 50
|
||||
Bank5 | N/A | N/A
|
||||
Bank6 | ON | 50
|
||||
Bank7 | N/A | N/A
|
||||
Reference in New Issue
Block a user